module top_module (
    input clk,
    input reset,  
    input [7:0] d,
    output [7:0] q
);
    
    always @(posedge clk) begin
        if(reset) begin
           q <= 8'd0; 
        end
        else begin
            q <= d;
        end
    end

endmodule
